

## SDAŃSK UNIVERSITY 的 OF TECHNOLOGY

## Subject card

Subject name and code	Design of VLSI Circuits, PG_00048579								
Field of study	Electronics and Telecommunications								
Date of commencement of studies	February 2023		Academic year of realisation of subject			2022/2023			
Education level	second-cycle studies		Subject group		Optional subject group Subject group related to scientific research in the field of study				
Mode of study	Full-time studies		Mode of delivery			at the university			
Year of study	1		Language of instruction			English			
Semester of study	1		ECTS credits			1.0			
Learning profile	general academic profile		Assessment form			assessment			
Conducting unit	Department of Microelectronic Syste		ms -> Faculty of Electronics, Telecor			nmunications and Informatics			
Name and surname of lecturer (lecturers)	Subject supervisor		dr hab. inż. Adrian Bekasiewicz						
	Teachers dr hab. inż. Adrian Bekasiewicz								
Lesson types and methods	Lesson type	Lecture	Tutorial	Laboratory	atory Project S		Seminar	SUM	
of instruction	Number of study hours	15.0	0.0	0.0	0.0		0.0	15	
	E-learning hours inclu	ided: 0.0				-			
Learning activity and number of study hours	Learning activity	Participation in classes includ plan	n didactic led in study	Participation in consultation hours		Self-study		SUM	
	Number of study hours	15		2.0		8.0		25	
Subject objectives	Introduction to design generation of their top	of VLSI circuit	s with emphasi	is on discussio	n of alg	orithmic	approaches u	sed for	
Learning outcomes	Course outcome		Subject outcome		Method of verification				
	[K7_W04] Knows and understands, to an advanced extent, the principles, methods and techniques of programming and the principles of computer software development or programming devices or controllers using microprocessors or programmable elements or systems specific to the field of study, and organisation of systems using computers or such devices		The student is acquainted with algorithms utilized in VLSI circuits design (objective functions, working principles, constraints, etc.) and can select appropriate algorithm for solving problems at the given design stage.			[SW3] Assessment of knowledge contained in written work and projects			
	[K7_U07] can apply advanced methods of process and function support, specific to the field of study [K7_W03] Knows and understands, to an increased extent, the construction and operating principles of		The student can exploit algorithmic approaches for solving tasks resulting from the selected stages of VLSI circuits design The student is acquainted with selected topics related to VLSI circuit design, as well as understands basic design steps			[SU1] Assessment of task fulfilment [SU2] Assessment of ability to analyse information [SW3] Assessment of knowledge contained in written work and projects			
	components and systems related to the field of study, including theories, methods and complex relationships between them and selected specific issues - appropriate for the curriculum. [K7_K02] is ready to provide critical evaluation of received content and to acknowledge the importance of knowledge in solving cognitive and practical		The student can perform analysis of the discussed algorithmic approaches in terms oftheir advantages and disadvantages in the constext of VLSI circuits docing			[SK2] Assessment of progress of work			

Subject contents	1. Introduction to VLSI circuits des	ign:					
	<ol> <li>historical perspective,</li> <li>development of integrated circuits,</li> <li>challenges and future prospects</li> </ol>						
	<ol> <li>Challenges and future prospects</li> <li>Design of VLSI circuits:         <ol> <li>hierarchical design approach,</li> <li>hierarchical design approach,</li> </ol> </li> </ol>						
	<ol> <li>2. photolitnography,</li> <li>3. rules for layout generation</li> </ol>						
	4. design styles,						
	5. layout design steps,	5. layout design steps,					
	<ol> <li>packages used for VLSI circle</li> <li>problem complexity</li> </ol>	cuits,					
	3. Introduction to graph theory						
	1. Matrix-based representations of graphs						
	2. Hipergraphs	n of electronic circuits					
	4. Selected graph-based approximation	rithms					
	4. Partitioning						
	<ol> <li>The problem of partitioning at different layers of abstraction</li> <li>Challenges related to circuit partitioning</li> <li>Selected partitioning algorithms</li> <li>Floorplanning</li> <li>The role of floorplanning in hierarchical design process</li> <li>Problem definition and objective functions</li> <li>Cluster growth and linear ordering algorithms</li> </ol>						
	4. Simulated annealing and da	ata representation schemes					
	<ol> <li>Calculation of size</li> <li>Analytical approach to floor</li> </ol>	planning					
	<ol> <li>Floorplanning and routing –</li> </ol>	- discussion					
	<ol> <li>Placement         <ol> <li>Problem definition, objective functions, and complexity</li> <li>Solution approaches to placement</li> <li>Linearization techniques</li> <li>The problem of modules overlapping and related constraints</li> <li>Dealing with conflicts – legalization</li> <li>Detailed placement and related algorithms</li> </ol> </li> <li>Routing</li> </ol>						
	<ol> <li>Problem definition, constrait</li> <li>Selected routing algorithms</li> </ol>	ints, and routing models					
	3. Global routing – sequential	and parallel approaches to the probl	em				
	4. Detailed routing – selected	algorithms					
	5. Full-chip routing – hierarchi 6. Modern challenges in the c	cal and multi-level approaches	rication reliability)				
	<ol> <li>woodern challenges in the context of routing (signal integrity, fabrication, reliability)</li> <li>Synthesis of clock and power networks for VLSI</li> </ol>						
	<ol> <li>Synthesis of clock and power networks in VLSF</li> <li>Review of clock signal networks</li> <li>Algorithms for generation of clock networks</li> <li>Design of power networks</li> </ol>						
	4. Optimization in the context	of power networks design					
	5. Noise						
	9. Fault simulation and testing						
	<ol> <li>Approaches to VLSI circuits testing in the context of problem complexity</li> </ol>						
	<ol> <li>Automatic test pattern gene</li> </ol>	eration					
Prerequisites							
and co-requisites							
Assessment methods	Subject passing criteria	Passing threshold	Percentage of the final grade				
and criteria	Assignments	50.0%	40.0%				
	Final test	50.0%	50.0%				
	Attendance	0.0%	10.0%				
	Pagia literatura	1 NA Shorwani Algorithma for )	(I SI physical design automation				
Recommended reading	Basic literature	<ol> <li>N.A. Snerwani, Algorithms for VLSI physical design automotion, 3rd ed. Kluwer Academic Publishers. Boston. 1999.</li> </ol>					
		2. LT. Wang, YW. Chang, and KT. Cheng, Electronic design					
		automation: synthesis, verification, and test, The Morgan					
		<ol> <li>S.M. Sait and H. Youssef. VLSI physical design automation: theory</li> </ol>					
		and practice, IEEE Press, New York, 1995.					
		4. C.H. Papadimitriou, K. Steiglitz, Combinatorial optimization:					
		<ol> <li>M. Sarrafzadeh, C.K. Wong, An introduction to VLSI physical</li> </ol>					
		design, Mc-Graw-Hill Series in Computer Science, New York, 1996.					
		<ol> <li>A.B. Kanng, J. Lienig, I.L. Markov, and, J. Hu, VLSI Physical Design: From Graph Partitioning to Timing Closure Springer 2011</li> </ol>					
	Supplementary literature	1 R J Baker CMOS circuit desir	in layout and simulation IFFF				
		Press & Wiley, Hoboken, 2010					
	2. N.H.E. Weste and D.M. Harris, C		CMOS VLSI design: a circuits and				
		<ol> <li>WK. Chen (Ed.), The VLSI handbook, CRC Press, Boca Raton, 2007.</li> <li>C.J. Alpert, D.P. Mehta, S.S. Sapatnekar (eds.), Handbook of Algorithms for Physical designAutomation. CRC Press, 2009.</li> </ol>					
	eResources addresses		Automation, ONO 1 1635, 2003.				
		Adresy na platformie eNauczanie:					

Example issues/ example questions/ tasks being completed	
Work placement	Not applicable