

Subject card

Subject name and code	Digital Technology I, PG_00047528								
Field of study	Automatic Control, Cybernetics and Robotics								
Date of commencement of studies	October 2023		Academic year of realisation of subject			2023/2024			
Education level	first-cycle studies		Subject group			Obligatory subject group in the field of study			
Mode of study	Full-time studies		Mode of delivery			at the university			
Year of study	1		Language of instruction			Polish			
Semester of study	1		ECTS credits			7.0			
Learning profile	general academic profile		Assessment form			exam			
Conducting unit	Department of Automatic Control -> Faculty of Electronics, Telecommunications and Informatics								
Name and surname	Subject supervisor dr inż. Paweł Raczyński								
of lecturer (lecturers)	Teachers		dr inż. Marcin Pazio						
			dr inż. Kamil Stawiarski						
			mgr inż. Sebastian Dziedziewicz						
			dr inż. Paweł Raczyński						
Lesson types and methods	Lesson type	Lecture	Tutorial	Laboratory	Projec	t	Seminar	SUM	
of instruction	Number of study hours	30.0	30.0	0.0	0.0		0.0	60	
	E-learning hours included: 0.0								
Learning activity and number of study hours	Learning activity Participation in classes include plan				Self-study		SUM		
	Number of study hours	60		7.0		108.0		175	
Subject objectives	The aim of the course is to learn the mathematical description and the methods of analysis and design of digital integrated curcuits								
Learning outcomes	Course outcome		Subject outcome			Method of verification			
	[K6_U03] can design, according to required specifications, and make a simple device, facility, system or carry out a process, specific to the field of study, using suitable methods, techniques, tools and materials, following engineering standards and norms, applying technologies specific to the field of study and experience gained in the professional engineering environment			339/5000 Is able to independently analyze the combined and sequential digital system. He can go from his scheme to the formal description. Is able to independently design a combination or sequential digital circuit in the optimal version. He can make the technical implementation of the designed system taking into account different technologies.			[SU1] Assessment of task fulfilment [SU2] Assessment of ability to analyse information [SU4] Assessment of ability to use methods and tools		
[K6_W03] Knows and understands, to an advanced extent, the construction and operating principles of components and systems relate to the field of study, including theories, methods and complex relationships between them and selected specific issues - appropriate for the curriculum			He knows and understands the methods of description of digital circuits. He knows the techniques of design and optimization of combinational and sequential digital circuits. He knows the components of digital circuits, knows the technologies of their production and the rules for combining them.				[SW1] Assessment of factual knowledge		

Data wydruku: 19.05.2024 10:03 Strona 1 z 2

Subject contents	1. Basic definition and notions: combinational and sequential circuits (CCs and SCs). 2. Description of CCs: logic functions and truth tables, description of SCs: state transition tables and diagrams for Moore and Mealy models. Examples of CCs and SCs circuits. 3. Positional number systems: decimal, binary, octal, hexadecimal. 4. Signed number representation U1, U2, and binary arithmetic, floating-point notation. 5. Postulates and fundamental theorems of Boolean Algebra. 6. Important logic functions, functionally complete systems, canonical forms of logic functions – some practical transfor-mations. 7. SOP and POS forms, other Algebras examples, exemplary uses of Boolean Algebra – connecting networks 8. Simplification of logic functions, usage of Boolean Algebra theorems, simplification aims: economical and technical. 9. Simplification of logic functions using Karnaugh maps. 10. Simplification of logic functions: implicants and implicates, Quine-McCluskey methode, examples of simplification. 11. Basic logic gates, CC design with logic gates AND, OR, NOT. 12. CC design with logic gates NADD and NOR. Some remarks on simplification of SOP and POS forms contrary global simplification, transition times. 13. Look through standard CC circuits. 14. Multiplexers / demultiplexers and their use in designing CCs, multiplexer and logical gates mixed techniques design-ing. 15. Iterative CCs: the concept and basic variants, system complexity response time compromise. 16. Abstract synthesis of synchronous sequential circuits (SSCs). Constructing of state diagram and the need for state re-duction, state reduction procedure 17. State coding, flip-flops – input tables and triggering, examples. 18. Combinational synthesis of asynchronous sequential circuits (ASCs), new aspects in abstract synthesis 21. Signal timings and the concept of state, constructing of state diagram for an ASC, races and race-free coding, 22. Types of asynchronous circuits, unclocked memory elements, synthesis of a feedback-type ASC, synthesis of an ASC with						
Prerequisites and co-requisites	No requirements						
Assessment methods and criteria	Subject passing criteria	Passing threshold	Percentage of the final grade				
	open test examination	51.0%	40.0%				
	2 classworks for 20 points each, test for 30 point, possibitity to correct score with any subset of items at exam session	51.0%	60.0%				
Recommended reading	Dasic literature J. Kalisz Podstawy elektroniki cyfrowej, WKiŁ 1998 J. P Turczyński Ukłądy scalone TTL w systemach cyfrowych Katalogi firmowe M. Barski, W. Jędruch Układy cyfrowe projektowania i opis w języku VHDL, Wydawnictwo Poli Gdańskiej 2007 T. Łuba (red.) Synteza układów cyfrowy Zasoby Internetu						
	Supplementary literature	No requirements					
	eResources addresses Adresy na platformie eNauczanie: Technika Cyfrowa wykład - 2023/2024 - Moodle ID: 29087 https://enauczanie.pg.edu.pl/moodle/course/view.php?id=2		024 - Moodle ID: 29087				
Example issues/ example questions/ tasks being completed							
Work placement	Not applicable						

Data wydruku: 19.05.2024 10:03 Strona 2 z 2