

§ GDAŃSK UNIVERSITY § OF TECHNOLOGY

Subject card

Subject name and code	Discrete Time Systems, PG_00048111							
Field of study	Electronics and Telecommunications							
Date of commencement of studies	October 2024		Academic year of realisation of subject			2027/2028		
Education level	first-cycle studies		Subject group		Optional subject group Subject group related to scientific research in the field of study			
Mode of study	Full-time studies		Mode of delivery		at the university			
Year of study	4		Language of instruction		Polish			
Semester of study	7		ECTS credits		2.0			
Learning profile	general academic profile		Assessment form		assessment			
Conducting unit	Department of Microe	ems -> Faculty of Electronics, Telecommunications and Informatics						
Name and surname of lecturer (lecturers)	Subject supervisor dr hab. inż. Grzegorz Blakiewicz							
	Teachers dr hab. inż. Grzegorz Blakiewicz							
Lesson types and methods of instruction	Lesson type	Lecture	Tutorial	Laboratory	Project		Seminar	SUM
	Number of study hours	15.0	0.0	15.0	0.0		0.0	30
	E-learning hours included: 0.0							
Learning activity and number of study hours	Learning activity	Participation in classes includ plan		Participation in consultation hours		Self-study		SUM
	Number of study hours	30		2.0		18.0		50
Subject objectives	Gain knowledge on construction and principle of operation of analog functional blocks in discrete-time systems. Gain skills to design, analysis and computer simulations of analog discrete-time functional blocks.							
Learning outcomes	Course outcome Subject outcome Method of verification							
	required specifications, and make a simple device, facility, system or		In laboratory student practiced design and computer simulation techniques of discrete-time functional blocks.			[SU4] Assessment of ability to use methods and tools [SU1] Assessment of task fulfilment		
	functions and methods of analysis,		Student gained knowledge about basic analog discrete-time functional blocks.			[SW3] Assessment of knowledge contained in written work and projects [SW1] Assessment of factual knowledge		
Subject contents	 Basic characteristics of integrated systems and CMOS technology Characteristics of switched capacitor circuits Switched capacitor resistance emulation The time domain analysis of switched capacitor circuits Switched capacitor amplifiers Switched capacitor integrators Z-domain models of switched capacitor circuits Application of z-domain models to SC circuits analysis Simulation of switched capacitor circuits First-order switched capacitor filters Characteristics of analogue-digital and digital-analogue A survey of selected digital-analogue converter architectures A survey of selected sigma-delta modulator architectures An example of implementation of a analogue-digital converter with a sigma-delta modulator An example of implementation and demodulation Final test 							

Prerequisites and co-requisites	No requirements						
Assessment methods and criteria	Subject passing criteria	Passing threshold	Percentage of the final grade				
	Practical exercise	50.0%	30.0%				
	Midterm colloquium	50.0%	70.0%				
Recommended reading	Basic literature P. E. Allen, D. R. Holberg "CMOS Analog Circuit Design", Oxfor University Press, New York 2002.						
	Supplementary literature	 Supplementary literature J. J. Mulawka, "Układy mikroelektroniczne z przeł pojemnościami", WKŁ, Warszawa 1987. P. E. Allen, E. Sanchez-Sinencio, "Switched Capa New York 1984. 					
	eResources addresses	Adresy na platformie eNauczanie:					
Example issues/ example questions/ tasks being completed							
Work placement	Not applicable						